Scenario MPC with STL Specifications and Pareto-Based Feasibility Repair
arXiv:2609.23263v1 Announce Type: new Abstract: Temporal logic is a formal language for reasoning about system behaviors over time. Signal temporal logic (STL), in particular, has been used to encode