VeriHGN: Heterogeneous Graph-Based Congestion Prediction for Chip Layout Verification
arXiv:2603.11075v2 Announce Type: replace-cross Abstract: As Very Large Scale Integration (VLSI) designs continue to scale in size and complexity, layout verification has become a central challenge in