Model Releases
Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
arXiv:2604.15388v1 Announce Type: cross Abstract: Recent advances in large language models have improved code generation, but their use in hardware description languages is still limited. Moreover, tr
arXiv:2604.15388v1 Announce Type: cross Abstract: Recent advances in large language models have improved code generation, but their use in hardware description languages is still limited. Moreover, training data and testbenches for these models are often scarce. This paper presents a workflow that uses multi-agent models to generate testbenches for high-quality fine-tuning data. By automating testbench creation, the fine-tuned model for the specification-to-Verilog task achieves performance comparable to state-of-the-art methods on the refined VerilogEval v2 benchmark while using less training data. This study provides a basis for future work on LLM-based HDL generation and automated verification.
Related
- An empirical study of LoRA-based fine-tuning of large language models for automated test case generation
- QuanBench+: A Unified Multi-Framework Benchmark for LLM-Based Quantum Code Generation
- From Natural Language to Verified Code: Toward AI Assisted Problem-to-Code Generation with Dafny-Based Formal Verification
- LLM attribution analysis across different fine-tuning strategies and model scales for automated code compliance
Source: arXiv cs.AI | 2026-04-20