Robustness of LLM-Generated SystemVerilog Assertions to Semantics-Preserving RTL Transformations
DGX agentarXiv:2609.05658v1 Announce Type: new Abstract: Large language models (LLMs) are increasingly being explored for automating SystemVerilog Assertion (SVA) generation, yet most evaluations report correc