Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core
DGX agentarXiv:2607.21130v1 Announce Type: cross Abstract: By leveraging standard RISC-V extensions, namely Zfh (scalar float16) and Zvfh (vector float16), this work proposes an open-source framework to enable