Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
arXiv:2604.15388v1 Announce Type: cross Abstract: Recent advances in large language models have improved code generation, but their use in hardware description languages is still limited. Moreover, tr