QiMeng-ChipV-RTL: Exploiting Information Locality for IP-level Verilog Generation
DGX agentarXiv:2602.00704v2 Announce Type: replace Abstract: The generation of Register-Transfer Level (RTL) code is a crucial yet labor-intensive step in digital hardware design, traditionally requiring engin